A Survey Paper on Implementing MTCMOS Technique in Full Subtractor Circuit
نویسندگان
چکیده
منابع مشابه
Static Power Dissipation Reduction on Full Subtractor Using Mtcmos
Power dissipation has become one of the major concerns of VLSI circuit design with the rapid launching of battery operated applications. In high performance designs, the leakage component of power consumption is comparable to the switching component. This percentage will increase with technology scaling unless effective techniques are introduced to bring leakage under control. In this paper, a ...
متن کاملA Survey on Congestion Control Technique in MANET/Review Paper
-The purpose of this research is to study and analyze various congestion control mechanisms using a number of routing protocols in Mobile Adhoc Network (MANET). As MANET is infrastructureless network so node movement and data load traffic which exceeds the network capacity, can not be predicted which leads to problem of congestion. The objective of this paper is to design a comparative analysis...
متن کاملA Novel Design of SET-CMOS Half Subtractor and Full Subtractor
Single Electron transistor have high integration density, ultra-low power dissipation, ultra-small size, unique coulomb blockade oscillation characteristics which makes an attractive technology for future low power VLSI/ULSI systems. The Single Electron Transistor have extremely poor driving capabilities so that direct application to practical circuits is a yet almost impossible, to overcome th...
متن کاملRealization of Reversilbe Full Adder & Reversible Full Subtractor using RPLA
Reversible logic gates are very much in demand for the future computing technologies as they are known to produce Zero power dissipation.. Reversible logic circuits are of interests to power minimization having applications in low power CMOS design, optical information processing, DNA computing, bioinformatics, quantum computing and nanotechnology. In recent years, reversible logic has emerged ...
متن کاملA Level-up Shifter using MTCMOS Technique for Power Minimization
Level shifter is an interfacing circuit which can interface low core voltage to high input-output voltage. It allows communication between different modules without adding up any extra supply pin. The main objective of the work is to minimize power dissipation in shifter circuit, which is due to different supply voltages in the circuit. The proposed method uses MTCMOS technique, which is one of...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computer Applications
سال: 2016
ISSN: 0975-8887
DOI: 10.5120/ijca2016908824